

SELECT Annual Meeting and Technology Showcase – Logan, Utah – September 27-28, 2016 **Design and Control of an**

Integrated BMS/DC-DC System for Electric Vehicles

Fan Zhang², M. Muneeb Ur Rehman¹, Regan Zane¹ and Dragan Maksimovic² ¹Utah State University, ²University of Colorado Boulder



Sustainable Electrified Transportation Center Utah State University



INTRODUCTION

- In existing EVs, the battery balancing system and HV-to-LV DC-DC converter operate independently.
 - The proposed integrated BMS/DC-DC system can provide enhanced power capability and improved system efficiency by using the LV DC bus load to actively balance battery cells.
- The proposed control strategy uses a combination of central and local controllers to reliably balance the combined requirements for cell state regulation, cell current protection, and bus voltage regulation.



Conventional BMS with passive balancing



Proposed integrated BMS/DC-DC system

SYSTEM CONTROL APPROACH



Proposed control approach for the integrated BMS-DC/DC architecture for electric vehicle applications

• Each DC-DC module, shown by the dotted blue boxes, has a local current



BUS VOLTAGE REGULATION

Diagram of the outer voltage loop

Bode plot of the outer voltage loop

• The DC-DC modules are seen as a virtual DC-DC module in the design. • The bus voltage regulation is designed at relatively high speed ($f_{sample} = 1 \text{ kHz}$)

feedback loop.

• The central BMS controller, shown by the dotted orange box, incorporates the voltage compensator and delta SOC compensator that perform LV bus voltage v_{bus} regulation and cell balancing, respectively.

CONVERTER CURRENT REGULATION



- Isolated dual-active-bridge (DAB) converter
- In this work, the isolated DAB converter with phase-shift modulation control is used.
- The current regulation is designed at high speed ($f_{sample} = 10 \text{ kHz}$).

Uncompensated Loop Gain (dB) Compensated Loop Gain 50 (deg) -45 -135 -22 Frequency (Hz) Bode plot of the inner current loop

SOC REGULATION DESIGN



Bode plot of the outer SOC loop

10⁻² 10⁻¹ Frequency (Hz)

• SOC regulation for each cell is running in parallel with bus voltage regulation. • The SOC regulation for each cell is designed at relatively low speed $(f_{sample} = 1 \text{ Hz})$.

Lead Institution

Utah State University, PI: Dr. Regan Zane

Team Institutions

University of Colorado Boulder, PI: Dr. Dragan Maksimovic University of Colorado Colorado Springs, PI: Dr. Scott Trimboli National Renewable Energy Laboratory, PI: Dr. Kandler Smith

Ford Motor Company, PI: Dyche Anderson

TEAM

University of Colorado Boulder **UtahState**Universit[®]

Project sponsored by ARPA-E AMPED program **OCDO**

University of Colorado Colorado Springs

REFERENCES

M. Evzelman, M. M. U. Rehman, K. Hathaway, R. Zane, D. Costinett, and D. Maksimović, "Active balancing system for electric vehicles with incorporated low voltage bus," IEEE Trans. on Power Electronics, vol. 99, pp. 1-1, 2016. 2. M. M. U. Rehman, F. Zhang, R. Zane, and D. Maksimović, "Design and Control of an Integrated BMS/DC-DC System" for Electric Vehicles," COMPEL, 2016.